## Description

## [INTEGRATED CIRCUIT YIELD ENHANCEMENT USING VORONOI DIAGRAMS]

CROSS REFERENCE TO RELATED APPLICATIONS

The present application is related to pending U.S. Patent Application 10/2023, filed concurrently herewith to Allen et al., entitled "CRITICAL AREA COMPOSITE FAULT MECHANISMS USING VORONOI DIAGRAMS" (IBM Docket No. BUR920030136US1). The foregoing application is assigned to the present assignee, and is incorporated herein by reference.

**BACKGROUND OF INVENTION** 

[0002] Field of the Invention

[0003] The present invention generally relates to measuring critical area in integrated circuit design, and more particularly to a method that uses Voronoi diagrams to measure critical area as the design layout is changed.